We report on a numerical investigation in which memory characteristics of double floating-gate (DFG) structure were compared to those of the conventional single floating-gate structure, including an interference effect between two cells. We found that the advantage of the DFG structure is its longer retention time and the disadvantage is its smaller threshold voltage shift. We also provide an analytical form of charging energy including the interference effect.
Numerical approach for retention characteristics of double floating-gate memories We report on a numerical investigation in which memory characteristics of double floating-gate (DFG) structure were compared to those of the conventional single floating-gate structure, including an interference effect between two cells. We found that the advantage of the DFG structure is its longer retention time and the disadvantage is its smaller threshold voltage shift. We also provide an analytical form of charging energy including the interference effect.
PACS numbers:
Floating-gate (FG) memories are widely used in computers because of their low cost and high density [1, 2] . FG memories have progressed rapidly through downscaling using state of the art technology. However, several problems have been arising as a result of the progress of down-scaling of the FG structure to the nanoscale region. In particular, the interference between FGs due to Coulomb interaction is emerging as one of the largest obstacles for FG memories [3] [4] [5] . Stored charges in neighboring FGs interfere with one another, resulting in undesirable threshold voltage shifts in memory operations. In order to reduce this interference, complicated programming sequences are carried out in the current commercial FG arrays.
In the case of locally charged materials such as dielectric materials, it is evident that the electric dipoles exist stably within mutual strong Coulomb interaction. This leads us to consider whether we can construct an "artificial dipole" using a FG system. One of the candidates might be a stacked double floating-gate (DFG) structure [6] , in which an additional FG exists between the FG and the control gate in the conventional FG array as shown in Fig. 1(a) . Moreover, if the FG becomes as small as a quantum dot [7, 8] , DFG can be used as a qubit [9] , which is a basic element of a quantum computer [10] . Therefore, it is important to clarify the fundamental properties of the DFG structure. The purpose of this paper is to numerically compare the retention time of the DFG structure with that of the conventional single FG (SFG) structure in Si/SiO 2 system, including an interference effect between two cells. We clarify the unique transient behavior of DFG owing to the existence of the additional FG. In order to compare DFG with SFG impartially, we adopt the same equivalent oxide thickness (EOT) for both structures. We also compare read disturbs of both FG structures. Finally, we derive an analytical form of charging energy of DFG and SFG as a function of gate voltages and electron charges.
Formulation.-We calculate transient behaviors of a cell where length L and width W of each FG and a distance between neighboring cells X D are set equal as L = W = X D = 23 nm and the height of all FGs is Z = 50 nm for two cases of oxide thickness ( Fig. 1(b) ).
(We obtain similar results for the L = W =11nm case.) We take dielectric constants and effective mass of Si and oxide SiO 2 as ǫ Si = 11.7, ǫ ox = 3.9, and m Si = 0.19, m ox = 0.5, respectively. The barrier height of SiO 2 is Φ b = 2.9eV. The capacitances are defined by
where T ox1 , T ox2 and T CG are oxide thickness between lower FG and substrate, between two FGs, and between upper FG and control gate, respectively (Fig. 1) . γ = ǫ ox /ǫ Si is a penetration effect of small FGs [13] . Because we use SiO 2 for all tunneling barriers, equal EOT means that the total thickness of barriers is the same, namely,
Transient calculation is carried out as follows [11] . (i) For given initial charges Q αi , Q βi (i = 1 and i = 2 indicate left cell and right cell. α and β indicate upper FG and lower FG, respectively), potential energies of FGs V αi , V βi (i = 1, 2) are obtained by solving the matrix equations: [11] , 
b /(3he) [12] . (iv) Then, new charge distribution is obtained, namely, Q βi ⇒ Q βi + (J 1i − J 2i )dt with the current that flows through the lowest tunneling oxide (J 1i ) and the middle tunneling oxide (J 2i ) during time dt. We repeat this calculation until charge distribution is stabilized by adjusting small time advance dt. To determine stored charge and WRITE/ERASE process for a given gate voltage V prg , we start from trial charge (10 −6 C/cm 2 ) and repeatedly apply V prg and −V prg a couple of times. The retention behavior is described under V G = 0, starting from the stored charges.
Numerical results.-First, we found that DFG is more stable when T ox1 = T ox2 . For example, charge distribution of T ox1 = T ox2 = 5 nm DFG begins to change later than that of T ox1 = 6 nm and T ox2 = 4 nm DFG. Thus, we consider DFG with T ox1 = T ox2 . This is because charge distribution begins to change through the thinnest tunneling oxide. Figure 2 (a) shows stored charges for programmed "00" states in case I. (We obtain a similar behavior for case II.) We define "0" state as a negative charge stored state (programmed state) such as Q α + Q β < 0 and "1" as a charge unstored state such as Q α + Q β > 0. For DFG, the upper FG stores negative charges similar to the FG of SFG, whereas the lower FG stores positive charges as if DFG constructs an "artificial electric dipole". and SFG. For given charges Q α and Q β , ∆V th is obtained by Eqs. (1) as a gate voltage shift when E 1,i = 0. For "00" state, ∆V th is given when E 1,1 = E 1,2 = 0 and, for "01" state, ∆V th is given only for the left cell when E 1,1 = 0 = V G2 . We can see that the magnitude of ∆V th of the DFG is one-fourth smaller than that of the SFG. This is because positive charge and negative charge cancel electric fields with each other and the electric field outside the dipole structure of DFG is weaker than that outside a single charge structure of SFG. This indicates that DFG is less appropriate for memories using multi-levels than SFG. In Figs. 2(c)(d), we show that the WRITE/ERASE speeds are almost the same in both structures. This is because the speed is mainly determined by the same T ox1 . The peaks of DFG in the figures originate from different changes of Q α and Q β and appear when the sign of Q α + Q β is changed. Because the charge distribution in our model is symmetric for V G > 0 and V G < 0, the smaller memory window of DFG in Figs. 2(c)(d) corresponds to twice the ∆V th in Fig. 2(b) . Figures 3 (a)(b) show retention characteristics, that is, transient degradations of ∆V th of DFG and SFG for "00" and "alone" states. We can see that ∆V th of DFG exceeds that of SFG at ∼ 10 10 sec for case I and at ∼ 10 6 sec for case II. Thus, retention time of DFG in "00" state is longer than that of SFG. The peak of DFG ∆V th appears when Q α + Q β begins to decrease. Note that ∆V th of "alone" state starts from negative region. Thus, the interference between cells is effective for DFG. Programming voltage for (01) state is different from that for (00) state. In Fig. 3 (c)(d) , negative voltage is applied to store negative charge for DFG and SFG of V G2 = 0. These are results of the complicated electromagnetic fields produced by Coulomb interactions among FGs. In any case, ∆V th s of "01" state in DFG become larger than those of SFG even in this thin T ox1 (≤ 5nm) region. .) Once dipole is formed in DFG, its surrounding electric field is weaker than that of SFG. Thus, DFG weakly couples with its environment, resulting in longer retention time. The interference between two cells is considered to stabilize the charge redistribution of horizontal directions.
Read disturb.- Figure 4 shows retention characteristics in which gate bias V G1 = V read = 4 V is applied on the left cell while V G2 = 0, assuming that the left cell is read by V read (read disturb process). We obtain a similar behavior for case II. As can be seen, DFG changes earlier than SFG, but because the reading process is carried out in millisecond order, this weakness does not affect the practical usage of DFG.
Charging energy.-In the near future of the downscaling of FGs, the number of electrons in the FGs is reduced and countable, resulting in the region of singleelectronics [15] . In this region, an analytical form of charging energy as functions of electrical charges and gate biases is required to describe an experimental stability diagram of electron charge distribution as shown in Ref. [16] . Here we provide an analytical form of the charging energy of two cells (Fig. 1) by using a capacitance network model. The charging energy of the system can be expressed by summing charging energy of all capacitors such as
where q l shows charge of each capacitor and q l ′ shows charge of capacitor that connects to gate voltage (see Fig. 1 ). By using Lagrange multipliers similar to Ref. [9] , we have the charging energy of two DFGs as
, where
Eī + 2C D C Eī C Bi ]/∆, and
Note that U SFG has the same form as U II with capacitances replaced by those of SFG such as C S Ai , C S Ci etc. For "00" state (w g ≡ w g1 = w g2 and v g ≡ v g1 = v g2 ), we have,
For SFG, we have U SFG = v 
